



Compilation Principle 编译原理

第21讲：中间代码(3)

张献伟

xianweiz.github.io

DCS290, 5/16/2023

Review Questions

- Explain: `br i1 %9, label %2, label %10.`
Check the value of %9, if T jump to %2 block, otherwise to %10.
- What is SSA?
Single Static Assignment.
Give variable different version name on every assignment.
- Benefits of SSA?
Make dataflow explicit, facilitating IR optimizations.
- Explain LLVM Phi: `%5 = phi i32 [%7, %4], [%1, %2].`
Value of %5 either from block %4 (reg: %7) or %2 (reg: %1).
- Is it possible to generate IR during syntax analysis?
YES. Syntax-directed translation.

Array References

- $\text{Type}(a) = \text{array}(10, \text{int})$
– $c = a[i];$

$$\text{addr}(a[i]) = \text{base} + i * 4$$

$$\begin{aligned}t_1 &= i * 4 \\t_2 &= a[t_1] \\c &= t_2\end{aligned}$$

- $\text{Type}(a) = \text{array}(3, \text{array}(5, \text{int}))$

$$- c = a[i_1][i_2];$$

$$\text{addr}(a[i_1][i_2]) = \text{base} + i_1 * 20 + i_2 * 4$$

- $\text{Type}(a) = \text{array}(3, \text{array}(5, \text{array}(8, \text{int})))$
– $c = a[i_1][i_2][i_3]$

$$\begin{aligned}\text{addr}(a[i_1][i_2][i_3]) &= \text{base} + i_1 * w_1 + i_2 * w_2 + i_3 * w_3 \\&= \text{base} + i_1 * 160 + i_2 * 32 + i_3 * 4\end{aligned}$$

$$\begin{aligned}t_1 &= i_1 * 20 \\t_2 &= i_2 * 4 \\t_3 &= t_1 + t_2 \\t_4 &= a[t_3] \\c &= t_4\end{aligned}$$

Example: LLVM

```
1 double x;
2 int arr[3][5][8];
3
4 void foo() {
5     char a;
6     int b = 0;
7     long long c;
8     int d;
9
10    int x = arr[2][3][4];
11 }
```

```
@arr = dso_local global [3 x [5 x [8 x i32]]] zeroinit, align 4
@x = dso_local global double 0.000000e+00, align 8

; Function Attrs: noinline nounwind optnone
define dso_local void @foo() #0 {
    %1 = alloca i8, align 1
    %2 = alloca i32, align 4
    %3 = alloca i64, align 8
    %4 = alloca i32, align 4
    %5 = alloca i32, align 4
    store i32 0, i32* %2, align 4          // addr(@arr + 4x(0 + 2*3*4 + 3*4 + 4) )
    %6 = load i32, i32* getelementptr inbounds ([3 x [5 x [8 x i32]]], [3
x [5 x [8 x i32]]]* @arr, i64 0, i64 2, i64 3, i64 4), align 4
    store i32 %6, i32* %5, align 4
    ret void
}
```



Builder.CreateInBoundsGEP(addr, ...);

Translation of Array References


- $A[i_1][i_2][i_3]$, $\text{type}(a) = \text{array}(3, \underline{\text{array}(5, \text{array}(8, \text{int}))})$
 - $L.\text{type}$: the type of the subarray generated by L
 - $L.\text{addr}$: a temporary that is used while computing the offset for the array reference by summing the terms $i_j \times w_j$
 - $L.\text{array}$: a pointer to the symbol-table entry for the array name
 - $L.\text{array}.base$ gives the array's base address

$$\textcircled{1} S \rightarrow id = E; \mid L = E;$$

$$\textcircled{2} E \rightarrow E_1 + E_2 \mid -E_1 \mid (E_1) \mid id \mid L$$

$$\textcircled{3} L \rightarrow id [E] \mid L_1 [E]$$

$$\text{base} + i_1 \times w_1 + i_2 \times w_2 + \dots + i_k \times w_k$$



Translation of Array References (cont.)

- $A[i_1][i_2][i_3]$, $\text{type}(a) = \text{array}(3, \text{array}(5, \text{array}(8, \text{int})))$

① $S \rightarrow \text{id} = E; \mid L = E; \{ \text{gen}(L.\text{array}.base['L.addr']) = 'E.addr'; \}$
② $E \rightarrow E_1 + E_2 \mid -E_1 \mid (E_1) \mid \text{id} \mid L \{ E.\text{addr} = \text{newtemp}();$
 $\quad \quad \quad \text{gen}(E.\text{addr} = 'L.\text{array}.base['L.addr']); \}$
③ $L \rightarrow \text{id } [E] \{ L.\text{array} = \text{lookup}(\text{id.lexeme}); \text{if } !L.\text{array} \text{ then error};$
 $\quad \quad \quad L.\text{type} = L.\text{array}.type.elem;$
 $\quad \quad \quad L.\text{offset} = \text{newtemp}();$
 $\quad \quad \quad \text{gen}(L.\text{addr} = 'E.\text{addr}' * L.\text{type}.width); \}$
 $\mid L_1 [E] \{ L.\text{array} = L_1.\text{array};$
 $\quad \quad \quad L.\text{type} = L_1.\text{type}.elem;$
 $\quad \quad \quad t = \text{newtemp}();$
 $\quad \quad \quad \text{gen}(t = 'E.\text{addr}' * L.\text{type}.width);$
 $\quad \quad \quad L.\text{addr} = \text{newtemp}();$
 $\quad \quad \quad \text{gen}(L.\text{addr} = 'L_1.\text{addr}' + t); \}$

$$\begin{aligned}t_1 &= i_1 * 160 \\t_2 &= i_2 * 32 \\t_3 &= t_1 + t_2 \\t_4 &= i_3 * 4 \\t_5 &= t_3 + t_4 \\c &= a[t_5]\end{aligned}$$

CodeGen: Boolean Expressions

- Boolean expression: $a \ op \ b$
 - where op can be $<$, \leq , $=$, \neq , $>$ or \geq , $\&\&$, $\|$, ...
- **Short-circuit** evaluation[短路计算]: to skip evaluation of the rest of a boolean expression once a boolean value is known
 - Given following C code: `if (flag || foo()) { bar(); };`
 - If `flag` is true, `foo()` never executes
 - Equivalent to: `if (flag) { bar(); } else if (foo()) { bar(); };`
 - Given following C code: `if (flag && foo()) { bar(); };`
 - If `flag` is false, `foo()` never executes
 - Equivalent to: `if (!flag) {} else if (foo()) { bar(); };`
 - Used to alter control flow, or compute logical values
 - Examples: `if (x < 5) x = 1; x = true; x = a < b`
 - For control flow, boolean operators translate to **jump** statements

Example: LLVM

```
1 double x;
2
3 void foo() {
4     char a;
5     int b = 0;
6     long long c;
7     int d;
8
9     if (b < 5) b = 1;
10    b = d < b;
11 }
```

```
@x = dso_local global double 0.000000e+00, align 8

; Function Attrs: noinline nounwind optnone
define dso_local void @foo() #0 {
    %1 = alloca i8, align 1
    %2 = alloca i32, align 4
    %3 = alloca i64, align 8
    %4 = alloca i32, align 4
    store i32 0, i32* %2, align 4
    %5 = load i32, i32* %2, align 4
    %6 = icmp slt i32 %5, 5           // %6 = (b < 5)
    br i1 %6, label %7, label %8    // true: '7', false: '8'

7:                                         ; preds = %0
    store i32 1, i32* %2, align 4 // b = 1
    br label %8                  // jump to '8'

8:                                         ; preds = %7, %0
    %9 = load i32, i32* %4, align 4 // %9 = d
    %10 = load i32, i32* %2, align 4 // %10 = b
    %11 = icmp slt i32 %9, %10      // %11 = d < b
    %12 = zext i1 %11 to i32        // %12 = %11
    store i32 %12, i32* %2, align 4 // b = %12
    ret void

}

llvm::BasicBlock::Create(...);
Builder.CreateCondBr(...); // Create a conditional 'br Cond, TrueDest, FalseDest' instruction.
Builder.SetInsertPoint(...);
```



Boolean Exprs (w/o Short-Circuiting)

- Computed just like any other arithmetic expression

$E \rightarrow (a < b) \text{ or } (c < d \text{ and } e < f)$

```
t1 = a < b  
t2 = c < d  
t3 = e < f  
t4 = t2 && t3  
t5 = t1 || t4
```

- Then, used in control-flow statements
 - $S.\text{next}$: label for code generated after S

$S \rightarrow \text{if } E \ S_1$

```
// t5=F, skip S1  
if (!t5) goto S.next  
S1.code  
S.next: ...
```

Boolean Exprs (w/ Short-Circuiting)

- Implemented via a series of jumps[利用跳转]
 - Each relational op converted to two gotos (*true* and *false*)
 - Remaining evaluation skipped when result known in middle
- Example
 - *E.true*: label for code to execute when *E* is '*true*'
 - *E.false*: label for code to execute when *E* is '*false*'
 - E.g. if above is condition for a *while* loop
 - *E.true* would be label at beginning of loop body
 - *E.false* would be label for code after the loop

$$E \rightarrow (a < b) \text{ or } (c < d \text{ and } e < f)$$

```
while (E) {  
    // E.true  
}  
// E.false  
...
```

if (a < b) goto <i>E.true</i>	<i>E</i> 为真: 只要a < b真
goto <i>L</i> ₁	a < b假: 继续评估
<i>L</i> ₁ : if (c < d) goto <i>L</i> ₂	a < b假、 c < d真: 继续评估
goto <i>E.false</i>	<i>E</i> 为假: a < b假, c < d假
<i>L</i> ₂ : if (e < f) goto <i>E.true</i>	<i>E</i> 为真: a < b假, c < d真, e < f真
goto <i>E.false</i>	<i>E</i> 为假: a < b假, c < d真, e < f假

SDT Translation of Booleans[布尔表达式]


- $B \rightarrow B_1 \mid\mid B_2$
 - $B_1.\text{true}$ is same as $B.\text{true}$, B_2 must be evaluated if B_1 is false [B₁假才评估B₂]
 - The true and false exits of B_2 are the same as B [B₂与B同真假]
- $B \rightarrow E_1 \text{ relop } E_2$
 - Translated directly into a comparison TAC inst with jumps

	B_1 为真, 跳转到B.true	B_1 为假, 跳转到别处 (需要继续评估 B_2)
①	$B \rightarrow \{ B_1.\text{true} = B.\text{true}; B_1.\text{false} = \text{newlabel}(); \} B_1$ $\mid\mid \{ \text{label}(B_1.\text{false}); B_2.\text{true} = B.\text{true}; B_2.\text{false} = B.\text{false}; \} B_2$	
②	$B \rightarrow \{ B_1.\text{true} = \text{newlabel}(); B_1.\text{false} = B.\text{false}; \} B_1$ $\&\& \{ \text{label}(B_1.\text{true}); B_2.\text{true} = B.\text{true}; B_2.\text{false} = B.\text{false}; \} B_2$	
③	$B \rightarrow E_1 \text{ relop } E_2 \{ \text{gen('if' } E_1.\text{addr relop } E_2.\text{addr 'goto' } B.\text{true});$ $\quad \quad \quad \text{gen('goto' } B.\text{false}); \}$	
④	$B \rightarrow ! \{ B_1.\text{true} = B.\text{false}; B_1.\text{false} = B.\text{true}; \} B_1$	
⑤	$B \rightarrow \text{true} \{ \text{gen('goto' } B.\text{true}); \}$	B : a boolean expression
⑥	$B \rightarrow \text{false} \{ \text{gen('goto' } B.\text{false}); \}$	S : a statement

CodeGen: Control Statement[控制语句]

- ① $S \rightarrow \text{if } (B) S_1$
- ② $S \rightarrow \text{if } (B) S_1 \text{ else } S_2$
- ③ $S \rightarrow \text{while } (B) S_1$

- Inherited attributes[继承属性]
 - $B.\text{true}$: the label to which control flows if B is true(依赖于 S_1)
 - $B.\text{false}$: the label to which control flows if B is false(依赖于 S_2)
 - $S.\text{next}$: a label for the instruction immediately after the code of S



Translation of Controls

① $S \rightarrow \text{if } (B) S_1$


② $S \rightarrow \text{if } (B) S_1 \text{ else } S_2$

③ $S \rightarrow \text{while } (B) S_1$

```
 $S \rightarrow \text{if } \{ B.\text{true} = \text{newlabel}();$ 
 $\quad B.\text{false} = \text{newlabel}(); \}$ 
 $(B) \{ \text{label}(B.\text{true}); S_1.\text{next} = S.\text{next}; \}$ 
 $S_1 \{ \text{gen('goto' } S.\text{next}); \}$ 
 $\text{else } \{ \text{label}(B.\text{false}); S_2.\text{next} = S.\text{next}; \} S_2$ 
```

- Helper functions[辅助函数]

- $\text{newlabel}()$: creates a new label
- $\text{label}(L)$: attaches label L to the next three-address inst to be generated



```
IfFalse B goto B.false
B.true:
  S1.code
  goto S.next
B.false:
  S2.code
S.next:
```

Translation of Controls (cont.)

① $S \rightarrow \text{if } (B) S_1$


② $S \rightarrow \text{if } (B) S_1 \text{ else } S_2$

③ $S \rightarrow \text{while } (B) S_1$


```
 $S \rightarrow \text{if } \{ B.\text{true} = \text{newlabel}();$ 
 $B.\text{false} = S.\text{next}; \}$ 
 $(B) \{ \text{label}(B.\text{true}); S_1.\text{next} = S.\text{next}; \}$ 
 $S_1$ 
```

```
 $S \rightarrow \text{while } \{ S.\text{begin} = \text{newlabel}();$ 
 $\text{label}(S.\text{begin});$ 
 $B.\text{true} = \text{newlabel}();$ 
 $B.\text{false} = S.\text{next}; \}$ 
 $(B) \{ \text{label}(B.\text{true}); S_1.\text{next} = S.\text{begin}; \}$ 
 $S_1 \{ \text{gen('goto' } S.\text{begin}); \}$ 
```

$S.\text{code}$



$S.\text{code}$



Jumping Labels[跳转标签]

- Key of generating code for Boolean and flow-control:
matching a jump inst with the target of jump[跳转指令匹配到跳转目标]
 - Forward jump: a jump to an instruction below you
 - Label for jump target has not yet been generated
 - The labels are **not L-attributed**[非左属性]

```
B -> { B1.true = newlabel(); B1.false = B.false; } B1
      && { label(B1.true); B2.true = B.true; B2.false = B.false; } B2
```

```
S -> if { B.true = newlabel();
          B.false = S.next; }
        ( B ) { label(B.true); S1.next = S.next; }
        S1
```

Handle Non-L-Attribute Labels[处理非左]

- Idea: generate code using dummy labels first, then patch them with addresses later after labels are generated
- **Two-pass approach:** requires two scans of code
 - Pass 1:
 - Generate code creating dummy labels for forward jumps. (Insert label into a hashtable when created)
 - When label emitted, record address in hashtable
 - Pass 2:
 - Replace dummy labels with target addresses (Use previously built hashtable for mapping)
- **One-pass approach**
 - Generate holes when forward jumping to a un-generated label
 - Maintain a list of holes for that label
 - Fill in holes with addresses when label generated later on

Two-Pass Code Generation[两遍生成]

- **newlabel()**: generates a new dummy label
 - Label inserted into hashtable, initially with no address
- Pass 1: generate code with non-address-mapped labels
 - For $S \rightarrow \text{if } (B) S_1$:
 - Dummy labels: $B.\text{true}=\text{newlabel}(); B.\text{false}=S.\text{next};$
 - Generate $B.\text{code}$ using dummy labels $B.\text{true}, B.\text{false}$
 - Generate label $B.\text{true}$: in the process mapping it to an address
 - Generate $S_1.\text{code}$ using dummy label $S_1.\text{next}$
- Pass 2: Replace labels with addresses using hashtable
 - Any forward jumps to dummy labels $B.\text{true}, B.\text{false}$ are replaced with jump target addresses

```
 $S \rightarrow \text{if } \{ B.\text{true} = \text{newlabel}();$ 
 $\quad \quad \quad B.\text{false} = S.\text{next}; \}$ 
 $( B ) \{ \text{label}(B.\text{true}); S_1.\text{next} = S.\text{next}; \}$ 
 $S_1$ 
```

```
IfFalse  $B$  goto  $S.\text{next}$ 
 $B.\text{true}:$ 
 $S_1.\text{code}$ 
 $S.\text{next}:$ 
```

One-Pass Code Generation[单遍生成]

- If *L-attributed*, grammar can be processed in one pass
- However, forward jumps introduce *non-L-attributes*
 - E.g. $E_1.false = E_2.label$ in $E \rightarrow E_1 || E_2$
 - We need to know address of $E_2.label$ to insert jumps in E_1
 - Is there a general solution to this problem?
- Solution: **Backpatching**[回填]
 - Leave holes in IR in place of forward jump addresses
 - Record indices of jump instructions in a hole list
 - When target address of label for jump is eventually known, backpatch holes using the hole list for that particular label
- Can be used to handle any *non-L-attribute* in a grammar

Backpatching[回填]

- Synthesized attributes[综合属性]. $S \rightarrow \text{if } (B) S_1$
 - $B.\text{truelist}$: a list of jump or conditional jump insts into which we must insert the label to which control goes if B is true[B为真时控制流应该转向的指令的标号]
 - $B.\text{falselist}$: a list of insts that eventually get the label to which control goes when B is false[B为假时控制流应该转向的指令的标号]
 - $S.\text{nextlist}$: a list of jumps to the inst immediately following the code for S [紧跟在S代码之后的指令的标号]
- Functions to implement backpatching
 - $\text{makelist}(i)$: creates a new list out of statement index i
 - $\text{merge}(p_1, p_2)$: returns merged list of p_1 and p_2
 - $\text{backpatch}(p, i)$: fill holes in list p with statement index i


Backpatching (cont.)

- $B \rightarrow B_1 \mid\mid M B_2$
 - If B_1 is true, then B is also true
 - If B_1 is false, we must next test B_2 , so the target for jump $B_1.falsealist$ must be the beginning of the code of B_2

- ① $B \rightarrow E_1 \text{ relop } E_2 \{ B.truealist = makelist(nextinst);$
 $B.falsealist = makelist(nextinst+1);$
 $\text{gen('if' } E_1.\text{addr relop } E_2.\text{addr 'goto _');}$
 $\text{gen('goto _'); } \}$
 - ② $B \rightarrow B_1 \mid\mid M B_2 \{ \text{backpatch}(B_1.falsealist, M.inst);$
 $B.truealist = \text{merge}(B_1.truealist, B_2.truealist);$
 $B.falsealist = B_2.falsealist; \}$
 - ③ $B \rightarrow B_1 \&\& M B_2 \{ \text{backpatch}(B_1.truealist, M.inst);$
 $B.truealist = B_2.truealist;$
 $B.falsealist = \text{merge}(B_1.falsealist, B_2.falsealist); \}$
 - ④ $M \rightarrow \epsilon \{ M.\text{inst} = nextinst; \}$
- M: causes a semantic action to pick up the index
of the next inst to be generated.

Example

- ① $B \rightarrow E_1 \text{ relop } E_2 \{ B.\text{truelist} = \text{makelist}(nextinst);$
 $B.\text{falselist} = \text{makelist}(nextinst+1);$
 $\text{gen('if' } E_1.\text{addr relop } E_2.\text{addr 'goto _');}$
 $\text{gen('goto _');} \}$
- ② $B \rightarrow B_1 \parallel M B_2 \{ \text{backpatch}(B_1.\text{falselist}, M.\text{inst});$
 $B.\text{truelist} = \text{merge}(B_1.\text{truelist}, B_2.\text{truelist});$
 $B.\text{falselist} = B_2.\text{falselist}; \}$
- ③ $B \rightarrow B_1 \&& M B_2 \{ \text{backpatch}(B_1.\text{truelist}, M.\text{inst});$
 $B.\text{truelist} = B_2.\text{truelist};$
 $B.\text{falselist} = \text{merge}(B_1.\text{falselist}, B_2.\text{falselist}); \}$
- ④ $M \rightarrow \epsilon \{ M.\text{inst} = nextinst; \}$



Backpatching of Control-Flow


- $S.nextlist$: a list of all jumps to the inst following S

- ① $S \rightarrow \text{if } (B) M S_1 \{ \text{backpatch}(B.\text{truelist}, M.\text{inst})$
 $S.\text{nextlist} = \text{merge}(B.\text{falseclist}, S_1.\text{nextlist}); \}$
- ② $S \rightarrow \text{if } (B) M_1 S_1 N \text{ else } M_2 S_2 \{ \text{backpatch}(B.\text{truelist}, M_1.\text{inst});$
 $\text{backpatch}(B.\text{falseclist}, M_2.\text{inst});$
 $\text{temp} = \text{merge}(S_1.\text{nextlist}, N.\text{nextlist});$
 $S.\text{nextlist} = \text{merge}(\text{temp}, S_2.\text{nextlist}); \}$
- ③ $S \rightarrow \text{while } M_1 (B) M_2 S_1 \{ \text{backpatch}(S_1.\text{nextlist}, M_1.\text{inst});$
 $\text{backpatch}(B.\text{truelist}, M_2.\text{inst});$
 $S.\text{nextlist} = B.\text{falseclist};$
 $\text{gen('goto' } M_1.\text{inst}); \}$
- ④ $M \rightarrow \varepsilon \{ M.\text{inst} = \text{nextinst}; \}$
- ⑤ $N \rightarrow \varepsilon \{ N.\text{nextlist} = \text{makelist(nextinst)};$
 $\text{gen('goto' '_}); \}$

Summary

- Code generation: generate TAC instructions using separate AST traversal (LLVM) or syntax directed translation

- Variable definitions[变量定义]
 - Expressions and statements
 - Assignment[赋值]
 - Array references[数组引用]
 - Boolean expressions[布尔表达式]
 - Control-flow[控制流]



- Translations not covered
 - Switch statements[switch语句]
 - Procedure calls[过程调用]

LLVM

```
int main() {
    int a, b, c;
    a = b + c;
    a = 3;

    if (a > 0) return 1;
    else return 0;
}
```

clang -emit-llvm -S -O0 xx.c

```
define dso_local i32 @main() #0 {
    %1 = alloca i32, align 4
    %2 = alloca i32, align 4
    %3 = alloca i32, align 4
    %4 = alloca i32, align 4
    store i32 0, i32* %1, align 4
    %5 = load i32, i32* %3, align 4
    %6 = load i32, i32* %4, align 4
    %7 = add nsw i32 %5, %6
    store i32 %7, i32* %2, align 4
    store i32 3, i32* %2, align 4
    %8 = load i32, i32* %2, align 4
    %9 = icmp sgt i32 %8, 0
    br i1 %9, label %10, label %11
```

10:

```
    store i32 1, i32* %1, align 4
    br label %12
```

11:

```
    store i32 0, i32* %1, align 4
    br label %12
```

12:

```
    %13 = load i32, i32* %1, align 4
    ret i32 %13
}
```

clang -emit-llvm -S -O1 xx.c

```
define dso_local i32 @main() local_unnamed_addr #0 {
    ret i32 1
}
```



Compilation Principle 编译原理

第21讲：代码优化(1)


张献伟

xianweiz.github.io

DCS290, 5/16/2023

Optimization[代码优化]

- What we have now
 - IR of the source program (+symbol table)
- Goal of optimization[优化目标]
 - Improve the IR generated by the previous step to take better advantage of resources
- A very active area of research[研究热点]
 - Front end phases are well understood
 - Unoptimized code generation is relatively straightforward
 - Many optimizations are NP-complete
 - Thus usually rely on heuristics and approximations



To Optimize: Who, When, Where?

- Manual: source code[人工, 源码]
 - Select appropriate algorithms and data structures
 - Write code that the compiler can effectively optimize
 - Need to understand the capabilities and limitations of compiler opts
- Compiler: intermediate representation[编译器, IR]
 - To generate more efficient TAC instructions
- Compiler: final code generation[编译器, 目标代码]
 - E.g., selecting effective instructions to emit, allocating registers in a better way
- Assembler/Linker: after final code generation[汇编/链接, 目标代码]
 - Attempting to re-work the assembly code itself into something more efficient (e.g., link-time optimization)



Example

```
int find_min(const int* array, const int len) {
    int min = a[0];
    for (int i = 1; i < len; i++) {
        if (a[i] < min) { min = a[i]; }
    }
    return min;
}
int find_max(const int* array, const int len) {
    int max = a[0];
    for (int i = 1; i < len; i++) {
        if (a[i] > max) { max = a[i]; }
    }
    return max;
}
void main() {
    int* array, len, min, max;
    initialize_array(array, &len);
    min = find_min(array, len);
    max = find_max(array, len);
    ...
}
```

Inline
Loop merge

```
void main() {
    int* array, len, min, max;
    initialize_array(array, &len);
    min = a[0]; max = a[0];
    for (int i = 0; i < len; i++) {
        if (a[i] < min) { min = a[i]; }
        if (a[i] > max) { max = a[i]; }
    }
    ...
}
```

Overview of Optimizations

- Goal of optimization is to generate **better** code[更好的代码]
 - Impossible to generate **optimal** code (so, it is improvement, actually)
 - Factors beyond control of compiler (user input, OS design, HW design) all affect what is optimal
 - Even discounting above, it's still a NP-complete problem
- Better one or more of the following (in the average case)
 - **Execution time**[运行时间]
 - **Memory usage**[内存使用]
 - **Energy consumption**[能耗]
 - To reduce energy bill in a data center
 - To improve the lifetime of battery powered devices
 - **Binary executable size**[可执行文件大小]
 - If binary needs to be sent over the network
 - If binary must fit inside small device with limited storage
 - **Other criteria**[其他]
- Should never change program semantics[正确性是前提]

RollBin: Reducing Code-Size via Loop Rerolling at Binary Level

Tianao Ge
Sun Yat-Sen University
China
getao3@mail2.sysu.edu.cn

Zewei Mo
Sun Yat-Sen University
China
mozw5@mail2.sysu.edu.cn

Kan Wu
Sun Yat-Sen University
China
wukan3@mail2.sysu.edu.cn

Xianwei Zhang
Sun Yat-Sen University
China
zhangxw79@mail.sysu.edu.cn

Yutong Lu
Sun Yat-Sen University
China
luyutong@mail.sysu.edu.cn

Abstract
Code size is an increasing concern on resource constrained systems, ranging from embedded devices to cloud servers. To address the issue, lowering memory occupancy has become a priority in developing and deploying applications, and accordingly compiler-based optimizations have been proposed. However, most of the existing compiler-based arts are generally dealing with source codes or intermediate representations, and thus are very limited in scope in real scenarios where only binary files are commonly provided. To fill the gap, this paper presents a novel code-size optimization `RollBin` to reroll loops at binary level. `RollBin` first locates the unrolled loops in binary files, and then probes to decide the unrolling factor by identifying regular memory address patterns. To reconstruct the iterations, we propose a customized data dependency analysis that tackles the challenge brought by unrolled loops and loop-carried dependencies. New recognized iterations are built up through instruction removal and update, which are generally reverting the normal unrolling procedure. The evaluations on standard SPEC2006/2017 and MiBench demonstrate that `RollBin` can significantly reduce the code size while maintaining the execution performance.

Keywords: Code-Size Reduction, Loop Rerolling, Binary Optimization

ACM Reference Format:
Tianao Ge, Zewei Mo, Kan Wu, Xianwei Zhang, and Yutong Lu. 2022. RollBin: Reducing Code-Size via Loop Rerolling at Binary Level. In *Proceedings of the 23rd ACM SIGPLAN-SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES '22)*, June 14, 2022, San Diego, CA, USA. ACM, New York, NY, USA, 12 pages. <https://doi.org/10.1145/3519941.3533072>

Types of Optimizations[分类]

- Compiler optimization is essentially a transformation[转换]
 - Delete / Add / Move / Modify something
- **Layout-related** transformations[布局相关]
 - Optimizes *where* in memory code and data is placed
 - Goal: maximize **spatial locality**[空间局部性]
 - Spatial locality: on an access, likelihood that nearby locations will also be accessed soon
 - Increases likelihood subsequent accesses will be faster
 - E.g. If access fetches cache line, later access can reuse
 - E.g. If access page faults, later access can reuse page
- **Code-related** transformations[代码相关]
 - Optimizes *what* code is generated
 - Goal: execute least number of most costly instructions

