



# Compilation Principle 编译原理

# 第22讲: 目标代码生成(1)


### 张献伟

# <u>xianweiz.github.io</u>

DCS290, 6/6/2024










## Target Code Generation[目标代码生成]

- What we have now
  - Optimized IR of the source program
     And, symbol table
- Target code
  - Binary (machine) code
  - Assembly code
- Goals of target code generation
  - <u>Correctness</u>: the target program must preserve the semantic meaning of the source program
  - <u>High-quality</u>: the target program must make effective use of the available resources of the target machine
  - <u>Fast</u>: the code generator itself must runs efficiently







### src $\rightarrow$ IR $\rightarrow$ exe: Example

```
1 int x = 1;
2 int y = 2;
3 int z = 3;
4
5 int main() {
6 int rst = x + y + z;
7
8 return rst;
9 }
```

```
+- 0: input, "test0.c", c
+- 1: preprocessor, {0}, cpp-output
+- 2: compiler, {1}, ir
+- 3: backend, {2}, assembler
+- 4: assembler, {3}, object
5: linker, {4}, image
```

\$clang -emit-llvm -S -O1 asm\_test.c

```
@x = dso_local local_unnamed_addr global i32 1, align 4
@y = dso_local local_unnamed_addr global i32 2, align 4
@z = dso_local local_unnamed_addr global i32 3, align 4
; Function Attrs: norecurse nounwind readonly
define dso_local i32 @main() local_unnamed_addr #0 {
 %1 = load i32, i32* @x, align 4, !tbaa !2
 %2 = load i32, i32* @y, align 4, !tbaa !2
 %3 = add nsw i32 %2, %1
 %4 = load i32, i32* @z, align 4, !tbaa !2
 %5 = add nsw i32 %3, %4
 ret i32 %5
}
```







### $IR \rightarrow asm: Example$

<pre>@x = dso_local local_unnamed_addr global i32 @y = dso_local local_unnamed_addr global i32 @z = dso_local local_unnamed_addr global i32 ; Function Attrs: norecurse nounwind readonly define dso_local i32 @main() local_unnamed_add %1 = load i32, i32* @x, align 4, !tbaa !2 %2 = load i32, i32* @y, align 4, !tbaa !2 %3 = add nsw i32 %2, %1 %4 = load i32, i32* @z, align 4, !tbaa !2 %5 = add nsw i32 %3, %4 ret i32 %5 }</pre>	2, align 4 3, align 4	0000000000000000000 <main>: 0: 9000000 adrp x8, 0 <main> 4: 9000009 adrp x9, 4 <main+0x4> 8: b9400108 ldr w8, [x8] c: b9400129 ldr w9, [x9] 10: 900000a adrp x10, 8 <main+0x8> 14: b940014a ldr w10, [x10] 18: 0b080128 add w8, w9, w8 1c: 0b0a0100 add w0, w8, w10 20: d65f03c0 ret</main+0x8></main+0x4></main></main>
\$llvm-as asm_test.ll -o asm_t	est.bc	\$objdump -d asm_test.o
\$llc -filetype=obj asm_test.bc	-o asm_	test.o OBJ
\$clang asm_test.o -o asm_test	st E	\$objdump -d asm_test
000000000400574 <main>:</main>		
400574: b0000088	adrp	x8, 411000 <libc_start_main@glibc_2.17></libc_start_main@glibc_2.17>
400578: b0000089 40057c: b9402908	adrp ldr	x9, 411000 <libc_start_main@glibc_2.17> w8, [x8, #40]</libc_start_main@glibc_2.17>
400580: b9402908	ldr	wo, [xo, #40] w9, [x9, #44]
400584: b000008a	adrp	x10, 411000 <libc_start_main@glibc_2.17></libc_start_main@glibc_2.17>
400588: b940314a	ldr	w10, [x10, #48]
40058c: 0b080128	add	w8, w9, w8
400590: 0b0a0100	add	w0, w8, w10
400594: d65f03c0	ret	
400598: d503201f	nop	
40059c: d503201f	nop	
<b>中山大學</b> SUN YAT-SEN UNIVERSITY		5

### ARM vs. X86: IR

```
; ModuleID = 'asm_test.c'
source_filename = "asm_test.c"
target datalayout = "e-m:e-i8:8:32-i16:16:32-i64:64-i128:128-n32:64-S128"
target triple = "aarch64-unknown-linux-gnu"
                                                                    1 int x = 1;
Qx = dso_local local_unnamed_addr global i32 1, align 4
                                                                    2 int y = 2;
@y = dso_local local_unnamed_addr global i32 2, align 4
                                                                    3 int z = 3;
@z = dso_local local_unnamed_addr global i32 3, align 4
                                                                    4
                                                                    5 int main() {
; Function Attrs: norecurse nounwind readonly
                                                                        int rst = x + y + z;
define dso_local i32 @main() local_unnamed_addr #0 {
                                                                    6
                                                                    7
 %1 = load i32, i32* @x, align 4, !tbaa !2
 %2 = load i32, i32* @y, align 4, !tbaa !2
                                                                    8
                                                                        return rst;
 %3 = add nsw i32 %2, %1
                                                                    9 }
 %4 = load i32, i32* @z, align 4, !tbaa !2
 %5 = add nsw i32 %3, %4
 ret i32 %5
}
; ModuleID = 'asm_test.c'
source filename = "asm test.c"
target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-pc-linux-gnu"
@x = dso_local local_unnamed_addr global i32 1, align 4
@y = dso local local unnamed addr global i32 2, align 4
@z = dso_local local_unnamed_addr global i32 3, align 4
; Function Attrs: norecurse nounwind readonly uwtable
define dso_local i32 @main() local_unnamed_addr #0 {
 %1 = load i32, i32* @x, align 4, !tbaa !2
 %2 = load i32, i32* @y, align 4, !tbaa !2
 %3 = add nsw i32 %2, %1
 %4 = load i32, i32* @z, align 4, !tbaa !2
 %5 = add nsw i32 %3, %4
 ret i32 %5
```



x86

ARN

### ARM vs. X86: assembly

asm\_test.o: file format elf64-littleaarch64

Disassembly of section .text:



		and a second to be a second	
000000	0000000000	<main>:</main>	
0:	9000008	adrp	x8, 0 <main></main>
4:	90000009	adrp	x9, 4 <main+0x4></main+0x4>
8:	b9400108	ldr	w8, [x8]
c:	b9400129	ldr	w9, [x9]
10:	9000000a	adrp	x10, 8 <main+0x8></main+0x8>
14:	b940014a	ldr	w10, [x10]
18:	0b080128	add	w8, w9, w8
1c:	0b0a0100	add	w0, w8, w10
20:	d65f03c0	ret	

ADRP: Address of 4KB page at a PC-relative offset.

asm\_test.o: file format elf64-x86-64



#### Disassembly of section .text:

#### 00000000000000 <main>:

0:	8b	05	00	00	00	00
6:	03	05	00	00	00	00
c:	03	05	00	00	00	00
12:	c3					

mov 0x0(%rip),%eax add 0x0(%rip),%eax add 0x0(%rip),%eax retq # 6 <main+0x6>
# c <main+0xc>
# 12 <main+0x12>

RIP (instruction pointer) register points to next instruction to be executed.






### Assembly vs. Assembler

- Assembly language: a programming language that is close to machine language but not the same
  - Symbolic representation of a computer's binary machine lang
- Assembler: a program (a mini-compiler) that translates assembly language into real machine code (long sequences of 0s and 1s)
  - Translate commands in assembly language like addi t3 t6 t8 into machine code

This task is sometimes deferred to the linker








### Assembler & Linker

- Assembler translates source files to object files, which are machine code, but contains 'holes' (basically references to external code)
  - Because of holes, object files (a.k.a., relocatable object file) cannot be executed directly
  - The holes arise because the assembler translates each file separately
- The **linker** gets all object files and libraries and puts the right addresses into holes, yielding an executable





# Translating IR to Machine Code[翻译]

- Machine code generation is machine ISA dependent  $^{\ast}$ 
  - Complex instruction set computer (CISC): x86
  - Reduced instruction set computer (RISC): ARM, MIPS, RISC-V
- Three primary tasks
  - Instruction selection[指令选取]
    - Choose appropriate target-machine instructions to implement the IR statements
  - Register allocation and assignment[寄存器分配]
    - Decide what values to keep in which registers
  - Instruction ordering[指令排序]
    - Decide in what order to schedule the execution of instructions

\* <u>CPU及指令集演进</u>(漫画 | 20多年了,为什么国产CPU还是不行?)



SΔ

instruction set

### Instruction Selection[指令选取]

- Code generation is to map the IR program into a code sequence that can be executed by the target machine[选 择适当的目标机器指令来实现IR]
  - ISA of the target machine

□ If there is 'INC', then for a = a + 1, 'INC a' is better than 'LD a; ADD a, 1'

- Desired quality of the generated code
  - Many different generations, naïve translation is usually correct but very inefficient

		Target code:	
TAC code:		LD RO, b	// R0 = b
		ADD RO, RO, c	// R0 = R0 + c
	a = b + c	ST a, RO	// a = R0
	d = a + e	LD RO, a	// R0 = a
		ADD R0, R0, e	// R0 = R0 + e
		ST d, RO	// d = R0
d	2	11	



# Register Allocation & Evaluation Order

- **Register allocation**: a key problem in code generation is deciding what values to hold in what registers[寄存器分配]
  - Registers are the fastest storage unit but are of limited numbers
    - Values not held in registers need to reside in memory
    - Insts involving register operands are much shorter and faster
  - Finding an optimal assignment of registers to variables is NPhard
- Evaluation order: the order in which computations are performed can affect the efficiency of the target code[执行顺序]
  - Some computation orders require fewer registers to hold intermediate results than others
  - However, picking a best order in the general case is NP-hard






### x86 → ARM → RISC-V[进行中的变革]

- The war started in mid 1980's
  - CISC won the high-end commercial war (1990s to today)
  - RISC won the embedded computing war
- But now, things are changing ...
  - Fugaku ARM supercomputer, Apple M1 chip, Nvidia Superchip
- RISC-V: a freely licensed open standard (Linux in hw)
  - Builds on 30 years of experience with RISC architecture, "cleans up" most of the short-term inclusions and omissions
    - Leading to an arch that is easier and more efficient to implement






https://cs.stanford.edu/people/eroberts/courses/soco/projects/risc/whatis/index.html The first RISC projects came from IBM, Stanford, and UC-Berkeley in the late 70s and early 80s. The IBM 801, Stanford MIPS, and Berkeley RISC 1 and 2 were all designed with a similar philosophy which has become known as RISC

### Stack Machine[栈式计算机]

- A simple evaluation model[一个简单模型]
  - No variables or registers
  - A stack of values for intermediate results
- Each instruction[指令任务]
  - Takes its operands from the top of the stack[栈顶取操作数]
  - Removes those operands from the stack[从栈中移除操作数]
  - Computes the required operation on them[计算]
  - Pushes the result on the stack[将计算结果入栈]








### Example

- Consider two instructions
  - *push i* place the integer *i* on top of the stack
  - add pop two elements, add them and put the result back on the stack
- A program to compute 7 + 5
  - push 7
  - push 5
  - add







### Optimize the Stack Machine

- The add instruction does 3 memory operations
  - Two reads and one write to the stack
  - The top of the stack is frequently accessed
- Idea: keep the top of the stack in a register (called *accumulator*)[使用寄存器]
  - Register accesses are much faster
- The "add" instruction is now
  - $acc \leftarrow acc + top_of_stack$
  - Only one memory operation acc

